[1]
B. R. Kadhim and F. . Korkmaz, “REDUCING LDPC DECODER COMPLEXITY BY USING FPGA BASED ON MIN SUM ALGORITHM”, Kufa J. Eng., vol. 13, no. 1, pp. 82–101, Jan. 2022, doi: 10.30572/2018/KJE/130105.