Optimization of Frequency Synthesizers for Wireless Local Area Network Communications

Sanar Ahmed  Shehab; A.Z. Yonis

doi:10.30572/2018/KJE/160322

Authors

Sanar Ahmed Shehab Department of Electronic Engineering, College of Electronics Engineering, Ninevah University Mosul, Iraq https://orcid.org/0009-0007-6675-5931
A.Z. Yonis Assist. Professor Dr, Department of Electronic Engineering College of Electronics Engineering, Ninevah University Mosul, Iraq https://orcid.org/0000-0003-1335-904X

DOI:

https://doi.org/10.30572/2018/KJE/160322

Keywords:

Wireless Communication, IEEE 802.11 Standard, Wireless Local Area Network, Phase Locked Loop, Frequency Synthesizer, Phase Noise

Abstract

Wireless communications are integral to modern technology, particularly as telecommunications innovations have rapidly progressed over last half of twentieth century. The demand for wireless local area network (W LAN) hardware has surged in recent years, driven by advancements in transmission speeds, coverage areas, security, quality of service (QoS), and mobility resulting from continuous evolution of WLAN technology. A wireless communication system's transmitter architecture, transmission rate, and receiver architecture are all determined by wireless communication channel. Since establishment of IEEE 802.11 protocol, WLANs have undergone significant transformation over past two decades, reflecting the increasing demand for their services. IEEE 802.11 standard specifies physical layer for communication across a local area network that is wireless across frequency ranges of 2.4, 3.6, 5, and 60 GHz. Wi-Fi primarily operates within multiple frequency bands, such as 2.4 GHz and 5 GHz, offering a variety of channels to accommodate multiple devices in diverse environments. This work aims to design a radio frequency synthesizer characterized by high speed and minimal noise. The results obtained show that when it relates to producing high-output signals with little spur noise, the second frequency synthesis that was suggested performs superior. At a 2 MHz frequency offset, the phase measurements of noise for 2.4 GHz register at -155.799 dBc/Hz, and at a 3 MHz frequency offset, they reach -170.596 dBc/Hz, which is within the permitted range. Additionally, synthesizer achieves an improved settling time of 6.320 μs

Downloads

Download data is not yet available.

Author Biography

Sanar Ahmed Shehab, Department of Electronic Engineering, College of Electronics Engineering, Ninevah University Mosul, Iraq

She is a Master's Student in the Electronic Engineering Department, College of Electronics Engineering, Ninevah University, Mosul, Iraq

References

Abdelrahman, R.B.M., Mustafa, A.B.A. and Osman, A.A. (2015) 'A comparison between IEEE 802.11 a, b, g, n and ac standards', IOSR Journal of Computer Engineering, 17(5), pp. 26–29. Available at: https://doi.org/10.9790/0661-17532629.

Ali, A.H. and Hreshee, S.S. (2023) 'GFDM transceiver based on ANN channel estimation', Kufa Journal of Engineering, 14(1), pp. 33–49. Available at: https://journals.uokufa.edu.iq/index.php/kje/article/view/10923

Banerjee, D.D. (2006) PLL performance, simulation, and design. 4th edn. Indianapolis, IN: Dog Ear Publishing, LLC. ISBN: 978-1598581348.

Bellalta, B. (2016) 'IEEE 802.11ax: High-efficiency WLANs', IEEE Wireless Communications, 23(1), pp. 38–46. Available at: https://doi.org/10.1109/MWC.2016.7422404.

Choi, J. (2010) Fully-integrated DLL/PLL-based CMOS frequency synthesizers for wireless systems. PhD thesis. Georgia Institute of Technology. Available at: https://smartech.gatech.edu/handle/1853/33826 .

Desikachari, R. (2003) High-speed CMOS dual-modulus prescalers for frequency synthesis. MSc thesis. Oregon State University. Available at: https://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/7w62fc84x .

Fatahi, N. and Nabovati, H. (2010) 'Sigma-delta modulation technique for low noise fractional-N frequency synthesizer', in Proceedings of the 4th International Symposium on Communications, Control and Signal Processing (ISCCSP 2010), Limassol, Cyprus, 3–5 March, pp. 1–4. Available at: https://doi.org/10.1109/ISCCSP.2010.5463400.

Gu, R. and Ramaswamy, S. (2007) 'Fractional-N phase locked loop design and applications', in Proceedings of the 7th International Conference on ASIC, Guilin, China, pp. 327–332. Available at: https://doi.org/10.1109/ICASIC.2007.4296748.

Hameed, A. (2019) 'Rayleigh fading-shadowing of outdoor channels analysis based on SNR-PDF model', Kufa Journal of Engineering, 10(2), pp. 114–125. Available at: https://journals.uokufa.edu.iq/index.php/kje/article/view/374 .

Hiertz, G.R., Denteneer, D., Max, S., Taori, R., Cardona, J., Berlemann, L. and Walke, B. (2010) 'The IEEE 802.11 universe', IEEE Communications Magazine, 48(1), pp. 62–70. Available at: https://doi.org/10.1109/MCOM.2010.5394032.

IEEE (2023) IEEE draft standard for information technology–telecommunications and information exchange between systems local and metropolitan area networks–specific requirements - part 11: Wireless LAN medium access control (MAC) and physical layer (PHY) specifications amendment: Enhancements for extremely high throughput (EHT), P802.11be/D3.0, pp. 1–999. Available at: https://mentor.ieee.org/802.11/dcn/23/11-23-0497-02-00be-p802-11be-draft-3-0.pdf .

Jansen, K. and Kennedy, M.P. (2020) 'Comparison of mathematical and physical phase noise performance in fractional-N synthesizers', in Proceedings of the 31st Irish Signals and Systems Conference (ISSC), Letterkenny, Ireland, pp. 1–6. Available at: https://doi.org/10.1109/ISSC49989.2020.9180168.

Jespers, P.G.A. (2001) Integrated converters D/A and A/D architectures, analysis and simulation. Oxford: Oxford University Press. ISBN: 978-0198564461.

Lwin, K.S. (2018) 'A study of minimax access-point setup optimization approach in IEEE 802.11n wireless local-area network', International Journal of Engineering Research and Technology, 7(6), pp. 1–5. Available at: https://www.ijert.org/a-study-of-minimax-access-point-setup-optimization-approach-in-ieee-802-11n-wireless-local-area-network.

Masood, S.H. (2013) 'Performance comparison of IEEE 802.11g and IEEE 802.11n in the presence of interference from 802.15.4 networks', arXiv preprint, arXiv:1308.0678. Available at: https://arxiv.org/abs/1308.0678 (Accessed: 21 July 2025).

Muhammad, S., Zhao, J. and Refai, H.H. (2021) 'An empirical analysis of IEEE 802.11ax', in Proceedings of the 2020 International Conference on Communications, Signal Processing, and their Applications (ICCSPA), Sharjah, UAE, pp. 1–6. Available at: https://doi.org/10.1109/ICCSPA49915.2021.9385713.

Naktal, N.Z. (2021) Design of high efficiency fractional N-PLL synthesizer operating at 2.4 GHz used in digital communication application. MSc thesis. Ninevah University, Iraq.

Naktal, N.Z., Mohammed, K.K. and Yonis, A.Z. (2022) 'Filter design for a fractional N-PLL frequency synthesizer at 2.4 GHz', IOP Conference Series: Materials Science and Engineering, 1152, 012027, pp. 1–5. Available at: https://doi.org/10.1088/1757-899X/1152/1/012027.

Perrott, M.H. (2005) PLL design using the PLL design assistant program. Available at: http://www-mtl.mit.edu/researchgroups/perrottgroup/ (Accessed: 21 July 2025).

Rategh, H.R. and Lee, T.H. (2001) Multi-GHz frequency synthesis and division. Boston: Kluwer Academic Publishers. ISBN: 978-0306481062.

Reddy, V.P. (2007) 'Noise shaping with sigma delta modulators in fractional-N synthesizers', in Proceedings of the 2007 IEEE International Workshop on Radio-Frequency Integration Technology, Singapore, pp. 329–332. Available at: https://doi.org/10.1109/RFIT.2007.4443982.

Sammour, I. (2023) Performance enhancement in Wi-Fi networks using machine learning. PhD thesis. Université Clermont Auvergne. Available at: https://hal.science/tel-03929846 (Accessed: 21 July 2025).

Shehab, S.A. and Yonis, A.Z. (2024) 'Design and simulation of fractional N-PLL 2.4 GHz for WLAN in IEEE 802.11 standards', in Proceedings of the 11th International Conference on Wireless Networks and Mobile Communications, University of Leeds, England, 23–25 July.

Shrimali, S. (2007) Direct digital frequency synthesizer. MSc thesis. Texas Tech University, Lubbock, TX, USA. Available at: https://ttu-ir.tdl.org/handle/2346/17362.

Wu, T., Hanumolu, P., Moon, U. and Mayaram, K. (2005) 'An FMDLL based dual-loop frequency synthesizer for 5 GHz WLAN applications', in Proceedings of ISCAS, Kobe, Japan, pp. 3986–3989. Available at: https://doi.org/10.1109/ISCAS.2005.1465658.

Ye, Z., Chen, W. and Kennedy, M.P. (2007) 'Modeling and simulation of sigma delta fractional-N PLL frequency synthesizer in Verilog-AMS', IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 90(10), pp. 2141–2147. Available at: https://doi.org/10.1093/ietfec/e90-a.10.2141.